System - Level Power Consumption Modeling and Tradeo Analysis Techniques for Superscalar Processor
نویسندگان
چکیده
| This paper presents systematic techniques to nd low-power, high-performance superscalar processors tailored to speciic user applications. The model of power is novel because it separates power into architectural and technology components. The architectural component is found via trace-driven simulation, which also produces performance estimates. An example technology model is presented that estimates the technology component, along with critical delay time and real estate usage. This model is based on case studies of actual designs. It is used to solve an important problem: decreasing power consumption in a su-perscalar processor without greatly impacting performance. Results are presented from runs using simulated annealing to reduce power consumption subject to performance reduction bounds. The major contributions of this paper are the separation of architectural and technology components of dynamic power, the use of trace-driven simulation for architectural power measurement, and the use of a near-optimal search to tailor a processor design to a benchmark.
منابع مشابه
System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design
متن کامل
A Mean Value Analysis Multiprocessor Model Incorporating
Several approximate Mean Value Analysis (MVA) shared memory multiprocessor models have been developed and used to evaluate a number of system architectures. In recent years, the use of superscalar processors, multilevel cache hierarchies, and latency tolerating techniques has signi cantly increased the complexity of multiprocessor system modeling. We present an analytical performance model whic...
متن کاملEnergy Efficient Dual Issue Embedded Processor
While energy efficiency is essential to extend the battery life of embedded devices, performance cannot be ignored. High performance superscalar embedded processors are more energy efficient than low performance scalar processors, however, they consume more power which is very limited in battery operated deeply embedded industrial devices. In this paper we propose an energy efficient dual issue...
متن کاملTradeo s in Processor/Memory Interfaces for Superscalar Processors
The current scheme of dealing with data cache misses is not well-suited for superscalar processors. In this scheme, the processor is blocked by holding its clock low until the missing cache block can be fetched from memory and inserted into the cache. From the processor's viewpoint, the miss did not occur. From the user's viewpoint, the execution time was lengthened in direct proportion to the ...
متن کاملPower/performance Advantages of Victim Buuer in High-performance Processors
In this paper, we propose several diierent data cache conngurations and analyze their power as well as performance implications on the processor. Unlike most existing work in low power microprocessor design, we explore a high performance processor with the latest innovations for performance. Using a detailed, architectural-level simulator, we evaluate full system performance using several diier...
متن کامل